Design and Characterization of NULL Convention Arithmetic Logic Units
نویسندگان
چکیده
In this paper a number of 4-bit, 8-operation arithmetic logic units (ALUs) are designed using the delayinsensitive NULL Convention Logic (NCL) paradigm, and are characterized in terms of speed and area. Both dualrail and quad-rail, pipelined and non-pipelined versions are developed, and the tradeoffs and design considerations for each are discussed. Comparing the various architectures shows that the fastest dual-rail and quad-rail ALUs achieve average speedups of 1.72 and 1.59, respectively, over their non-pipelined counterparts, while requiring 133% and 119% more area, respectively. Overall, the dual-rail designs are both faster and require less area than their respective quad-rail counterparts; however, the quad-rail versions are expected to consume less power.
منابع مشابه
Comparison of NULL Convention Booth2 Multipliers
This paper describes two architectures for designing asynchronous NULL Convention Logic (NCL) Booth2 multipliers. The first is better suited for a non-pipelined implementation, while the second is best for a high throughput pipelined realization. The two architectures are compared in terms of area and speed, using a gate-level NCL VHDL library with gate delays generated from physical level simu...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملDesign and Characterization of a Completely Pipelined Null Convention Logic Floating Point Multiplier Anitha
Article history: Received 10 March 2015 Received in revised form 20 March 2015 Accepted 25 March 2015 Available online 10 April 2015
متن کاملDesign for Testability Implementation Of Dual Rail Half Adder Based on Level Sensitive Scan Cell Design
Design for testability (DFT) refers to hardware design styles or it is an added hardware that reduces test generation complexity and test cost, also increases test quality. Sleep Convention Logic (SCL) is an asynchronous logic style which is based on Null Convention Logic (NCL). In the SCL the combinational blocks are made of threshold gates. SCL utilizes power gating method to further reduce t...
متن کاملNULL Convention Floating Point Multiplier
Floating point multiplication is a critical part in high dynamic range and computational intensive digital signal processing applications which require high precision and low power. This paper presents the design of an IEEE 754 single precision floating point multiplier using asynchronous NULL convention logic paradigm. Rounding has not been implemented to suit high precision applications. The ...
متن کامل